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Abstract: This paper presents two new eﬃcient ternary Full Adder cells for nanoelectronics. These CNTFET-
based ternary Full Adders are designed based on the unique characteristics of the CNTFET device, such as
the capability of setting the desired threshold voltages by adopting proper diameters for the nanotubes as well
as the same carrier mobilities for the N-type and P-type devices. These characteristics of CNTFETs make
them very suitable for designing high-performance multiple-Vth structures. The proposed structures reduce
the number of the transistors considerably and have very high driving capability. The presented ternary Full
Adders are simulated using Synopsys HSPICE with 32 nm CNTFET technology to evaluate their performance
and to conﬁrm their correct operation.
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Introduction
Complementary Metal Oxide Semiconductor
(CMOS) process has been the dominant technology,
which provides the needed size scaling for implementing
low-power, high-performance and high-density VLSI
circuits and systems. At the present time, nearly all the
human activities are dependent upon CMOS technol-
ogy and majority of the indispensible daily applications,
such as ﬁnancing, telecommunication, transportation,
education and medical care would stop working with-
out this technology. Nevertheless, this technology en-
counters many critical challenges and diﬃculties due
to the unavoidable scaling down of the dimension of
the MOS transistors deeper in nanoscale. These prob-
lems, such as high power density, reduced gate con-
trol, parameter deviations and very high lithography
costs, hinder this continuous scaling and consequently
reduce the suitability of the CMOS technology for
the high-performance applications, in the upcoming
future. To alleviate these diﬃculties, some beyond-
CMOS nanodevices such as Carbon Nanotube Field
Eﬀect Transistor (CNTFET), Single Electron Transis-
tor (SET), Graphene Nanoribbon Transistor (GNRT)
and Quantum-dot Cellular Automata (QCA) have been
proposed as the possible alternatives to replace the con-
ventional bulk CMOS in the near future [1]. However,
considering all of these nanodevices, CNTFET could
be more of an interest due to its similarities with MOS-
FET in terms of inherent electronic properties. Due
to these similarities, previously designed CMOS ar-
chitectures and basic CMOS-based platforms can still
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be used without any major modiﬁcations. In addi-
tion, the unique one-dimensional band-structure of the
CNTFET device suppresses backscattering and causes
near-ballistic operation, which leads to very high-speed
operation [2]. The CNTFET nanodevice is generally
faster and has less power consumption compare to the
bulk silicon transistors and is more suitable for high-
frequency and low-voltage applications.
In recent years, many CNTFET-based circuits
such as CNTFET-based binary Full Adders [3], and
Multiple-valued logic and arithmetic circuits [4-6] have
been proposed in the literature. Nevertheless, among
these structures, Multiple-valued Logic (MVL) design
could be more of an interest in the CNTFET nanotech-
nology. This is because the most suitable method for
designing voltage-mode MVL circuits is the multiple-
threshold (multi-Vth) design technique and the required
threshold voltage can be obtained just by adopting
proper diameters for the nanotubes of the CNTFET
device [4-6].
Unlike binary logic, in MVL systems more than two
logic levels are permitted and arithmetic and logical op-
erations could be carried out on more than two autho-
rized logic values. Therefore, by using MVL, many log-
ical and arithmetic operations could be executed with
higher speed and smaller number of computation stages
[6]. The main challenges of the binary logic in design-
ing large and dense chips are pin-out and interconnec-
tion problems that limit the number of connections out-
side and inside of the circuits [7]. Moreover, many real
life applications, such as process control and robotics
can be implemented more eﬃciently by using MVL sys-
tems. Using MVL leads to chips with less complexity
and smaller area as well as very high-bandwidth paral-
lel and serial data transfer. Among the radices greater
than two, the radix-e (e2.718) logic results in the most
eﬃcient implementation of the MVL systems [8]. How-
ever, due to the restrictions in implementation of the
real systems, hardware designers are limited to only use
the natural numbers as the base of computation. The
most eﬃcient multiple-valued system, which leads to
the least product cost and complexity, is the ternary
logic [6].
On the other hand, one of the most consequential
parts of many VLSI applications, such as micropro-
cessors, video and image processing and DSP archi-
tectures is the arithmetic unit [9]. The most funda-
mental arithmetic circuit which is the building block of
the arithmetic unit is commonly the Full Adder cell.
Therefore, to design and implement high-performance
ternary VLSI systems, eﬃcient ternary Full Adder cells
are in high demand. Unfortunately, due to the hard-
ware ineﬃciency of designing ternary Full Adder cell
based on the conventional CMOS design methods, some
eﬀort has already been made for designing this impor-
tant circuit.
In this paper two eﬃcient ternary Full Adder cells
are proposed exclusively for CNFET nanotechnology,
which are based on a diﬀerent design style with respect
to the other ternary circuits, previously presented in the
literature. The proposed circuits are designed based on
the unique properties of CNFETs, such as the capa-
bility of CNTs, to be conﬁgured to have the desired
threshold voltages depending on their diameter, which
is not feasible in CMOS technology. These novel de-
signs have less complex structures and much less num-
ber of transistors, compared to the conventional ternary
arithmetic circuits.
In Section 2 of this paper, a brief review of CNT-
FET devices is presented. The new CNTFET-based
ternary Full Adders are presented in Section 3. Section
4 includes the experimental result and ﬁnally, Section
5 concludes the paper.
Review of Carbon Nanotube Field Eﬀect
Transistors (CNTFETs)
Carbon Nanotube (CNT), discovered in 1991 by S.
Iijima [10], is a nano-scale tube created as a rolled sheet
of graphite. CNTs can be multi-walled (MWCNT) or
single-walled (SWCNT) [11]. A MWCNT is composed
of more than one cylinder whereas a SWCNT is com-
prised of a single cylinder. A SWCNT could be semi-
conductor or conductor, being contingent upon its chi-
rality vector. The chirality vector, which is the wrap-
ping vector that the graphite sheet is rolled up along it,
is determined by (n1, n2) indices. These indices specify
the arrangement angle of the carbon atoms along the
nanotube. If n1−n2 =3k (k ∈ Z), the SWCNT is semi-
conductor and otherwise it is metallic [2]. If n1=n2, the
SWCNT is called to have the Armchair structure, and
hence a SWCNT with the Armchair structure is always
metallic. If n1=0 or n2=0, the SWCNT is called to have
the Zigzag structure, hence the Zigzag SWCNTs with
n1 =3k or n2 =3k (k ∈ Z) are semiconductor. For the
other (n1, n2) pairs, SWCNTs have the Chiral struc-
ture. In a CNTFET device one or more semiconducting
SWCNTs are used as the channel of the device. Besides
the unique properties of the CNT material, removing
the channel from the silicon bulk leads to elimination
and reduction of many parasitic elements.
Moreover, the current-voltage (I −V ) characteristics
of the MOSFET and CNTFET devices are alike. CNT-
FET also has P-type and N-type devices like MOSFET.
However, unlike the MOSFET devices, P-CNTFET and
N-CNTFET devices with same geometries have same
mobilities (mn=mp) and as a result same drive capa-
bilities. These unique characteristics are very conse-
quential for simplifying the design and transistor siz-
ing procedures of complex CNTFET-based circuits [12].
Another great merit of carbon nanotube technology is
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the possibility of using high-density and linear Carbon
Nanotube Capacitors (CNCAPs) [13]. This capacitor
is much denser and demonstrates a lot better electri-
cal characteristics compared to the conventional CMOS
on-chip capacitors, such as MOSCAPs or MIMCAPs.
In general, CNTFET has higher ON current com-
pared to MOSFET for the same OFF current. Due to
the small molecular structure of the CNTFET device,
scaling the future size, beyond what currently available
advanced lithographic methods permit, is possible. In
addition due to the fact that CNT does not have sur-
face dangling bonds as Silicon, some other amorphous
or crystalline insulators can be used instead of SiO2
in the structure of CNTFETs. Ballistic conduction of
the CNT decreases the power dissipation in the body
of CNTFET, increases the speed of the device consid-
erably and makes it suitable for low-voltage, low-power
and very high speed and applications. Moreover, one
dimensional structure of CNTs lowers the resistivity
which leads to energy consumption minimization and
consequently reduction of the power consumption den-
sity in the channel of CNTFET. Besides the stated
advantages of the CNTFETs in comparison with the
classical bulk MOSFETs, it also encounters some chal-
lenges, such as the problems in the fabrication pro-
cess of CNTFETs on the currently available CMOS
platforms. For example, in the integration procedure,
local-gate CNTFET is demanded. However, most of
the local-gate designs use metal as the gate and it is
quite diﬃcult to combine the metal gate and the grown
CNTs for the integration due to the metal melting point
limit [14]. In addition, since carbon nanotube network
ﬁlms are comprised of both metallic and semiconduct-
ing CNTs, some CNTFETs fabricated on the basis of
CNT network ﬁlms may not turn oﬀ completely, which
can be troublesome for VLSI applications. However, en-
couraging research endeavor is being performed to solve
these physical problems and challenges in the upcoming
future [15].
In the structure of a CNTFET device (see Fig. 1(a)),
the distance between the centers of two adjoining nan-
otube channels under the same gate of a CNTFET is
called a pitch, which considerably aﬀects the width of
the gate and the contacts of the transistor. The width
of the gate of a CNTFET can be estimated based on
the following equation [16]:
Wgate  Min(Wmin, N Pitch) (1)
where, N is the number of nanotubes under the gate
and Wmin is the minimum width of the gate. Similar to
MOSFET, a CNTFET device has also threshold volt-
age (Vth) which is the voltage needed for turning on
the transistor electrostatically via the gate. Another
great advantage of CNTFET device is that its thresh-
old voltage can be determined just by adopting a proper
diameter for its CNTs. This practical attribute makes
CNTFET more ﬂexible than MOSFET for designing
digital circuits and makes it very suitable for designing
multi-Vth circuits. The threshold voltage of a CNT-
FET is approximately considered as the half bandgap












where, Vπ (3.033 eV) is the carbon π−π bond energy
in the tight bonding model, a ( 0.249nm) is the car-
bon to carbon atom distance, DCNT is the diameter of
CNT and e is the unit electron charge. It can be con-
cluded from Equation (2) that the threshold voltage of
a CNTFET is an inverse function of the diameter of its















For example, for a CNTFET with the chiral numbers
(n1, n2) = (10, 0), DCNT is 0.783nm and subsequently
its threshold voltages is 0.557V.
Three distinctive types of CNTFETs have already
been introduced in the literature. The ﬁrst one is Schot-
tky Barrier CNTFET (SB-CNTFET), which is shown
in Fig. 1(b). SB-CNTFET is a tunneling transistor
and performs on the principles of direct tunneling via
a Schottky Barrier (SB) at the source/drain-channel
junction. The energy barrier at SB actually limits
the transconductance of the CNTFET in the ON state
and decreases the drain current (Id), which is a con-
sequential parameter for high-speed operation. More-
over, SB-CNTFETs have strong ambipolar attributes
that limits the usage of these devices in conventional
CMOS architectures. To eliminate the stated draw-
back of SB-CNTFET, some eﬀorts have been made
to fabricate CNTFETs, which works similar to nor-
mal MOSFETs but with higher speed and lower en-
ergy consumption. Therefore, Potassium doped drain
and source CNT regions have been fabricated and the
ﬁeld-eﬀect behaviour and unipolar attributes have been
achieved. The main proﬁt of this kind of device which
is called MOSFET-like CNTFET (see Fig. 1(c)) is that
its source/drain-channel junction has no Schottky Bar-
rier. As a result, it has considerably higher ON current
and consequently MOSFET-like CNTFETs are very
suitable for ultra high-performance applications. The
third type of CNTFET, called the band-to-band tunnel-
ing CNTFET (T-CNTFET), which is demonstrated in
Fig. 1(d), has super cut-oﬀ characteristics and low ON
currents. T-CNTFET is very appropriate for ultra-low-
power and subthreshold circuit designing [17-19].
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Fig. 1 (a) A typical CNTFET device; Diﬀerent types of
CNTFET device (b) SB-CNTFET (c) MOSFET-like CNT-
FET (d) T-CNTFET.
Based on the stated advantages and disadvantages
of the various types of CNTFETs and also due to
the more similarities between MOSFET-like CNTFETs
and MOSFETs in terms of inherent characteristics and
operation, this type of CNTFET is utilized for design-
ing the proposed ternary Full Adder cells.
The Proposed Ternary Full Adder Cells
Ternary logic is a type of MVL, which consists of
three signiﬁcant logic values. These logic values can be
symbolized into “0”, “1” and “2”, which are equivalent
to 0, 1/2VDD, and VDD voltage values. The most fun-
damental ternary arithmetic circuit is the 1-trit ternary
Full Adder cell. The truth table of a 1-trit ternary Full
Adder cell with A, B, Cin (input carry) inputs and Sum
and Cout (output carry) outputs is shown in Table 1.
According to Table 1, the relation between the input
and output of a ternary Full Adder cell can be presented
by the following equation:
A + B + C in =
∑
in = 3C out + Sum (4)








Table 1 Truth table of a 1-trit ternary Full Adder
cell.∑
in = A+ B + Cin Cout Cout Sum Sum
0 0 2 0 2
1 0 2 1 1
2 0 2 2 0
3 1 1 0 2
4 1 1 1 1
5 1 1 2 0












where,  symbol denotes the ﬂoor function and re-
sults the integer part of the expression inside it. Since
0 ≤ Sum/3 < 1 and C out ∈ {N, 0}, Eq. 6 could be








Cout which is the 2’s complement of Cout is deﬁned by
the following equation:
C out = 2− Cout (8)
Therefore,
Cout = 2− C out (9)
By considering both Eq. 4 and Eq. 9 the following
relations are obtained, which result the Sum output:∑
in = 3 (2− C out) + Sum (10)
Sum=
∑
in + 3C out − 6 (11)
The proposed ternary Full Adder cells are indeed the
eﬃcient hardware implementations of both Eq. 7 and
Eq. 11. The Cout signal can be implemented according





together with a ternary
buﬀer [4] with proper threshold values for implementing
the ﬂoor function. The proposed structure for generat-
ing the ternary Cout signal is demonstrated in Fig. 2.
It is worth mentioning that the ternary buﬀer is in-
deed two cascaded ternary inverters, in which the ﬁrst
inverter is the threshold detector block for implement-
ing the ﬂoor function and the second one is a standard
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ternary inverter that produces the Cout signal from the
generated C out. It is also notable that the thresholds of
the ternary threshold detector circuit can be adjusted
by choosing proper threshold voltages for its binary
CNTFET-based inverters which is exactly equivalent
to adopting proper diameters for the channels of the




















Fig. 2 The ternary Cout generator module.
For designing the ternary Sum generator, Eq. 11 can













The S term in Eq. 12 can be implemented by us-
ing a proper capacitor-based scaled analog summation.
Moreover, the 6(S − 1) relation can be implemented
indirectly by utilizing a ternary inverter as a thresh-
old detector together with a standard ternary inverter.
The proposed ternary Sum signal generator is shown in
Fig. 3.
The complete ternary Full Adder cell, which is a com-
bination of the circuits of Fig. 2 and Fig. 3 and is com-
posed of only 24 CNTFETs and 5 capacitors (C1=3 fF
and C2=0.7 fF), is shown in Fig. 4. The structure of the
proposed ternary Full Adder cell is simple and modu-
lar. Moreover, this cell generates all the Sum, Cout,



























































Fig. 4 The ﬁrst proposed ternary Full Adder cell.
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The number of the CNTFETs of the proposed
ternary Full Adder cell could be reduced by utiliz-
ing a direct ternary buﬀer [4], instead of two cas-
caded ternary inverters, as the threshold detector
for generating the Sum signal. This new structure,
which is composed of only 18 CNTFETs and 5 ca-




























Fig. 5 The second proposed ternary Full Adder cell.
It is worth mentioning that the proposed method
of designing ternary structures signiﬁcantly re-
duces the number of the transistors of the ternary
Full Adder cell and do not require any additional
power supplies. For instance the conventional
CMOS ternary Full Adder cell [20] is composed
of more than 200 transistors and needs an ad-
ditional voltage supply. As an another instance
the state-of-the-art CNTFET-based ternary Full
Adder cell, which can be considered as two cas-
caded CNTFET-based ternary Half Adders [6] is
composed of 190 CNTFETs and requires an extra
voltage supply.
Simulation Results
In this section, the proposed ternary Full
Adder cells are examined extensively in vari-
ous conditions, using Synopsys HSPICE simula-
tor with the Compact SPICE Model for CNT-
FETs (Lg=32 nm), including the possible nonide-
alities [21,22]. This standard model has been de-
signed for unipolar enhancement-mode MOSFET-
like CNFET devices, in which each transistor may
include one or more CNTs as its channel. This
model also considers a realistic, circuit-compatible
CNFET structure and includes practical device
nonidealities, parasitics, Schottky-barrier eﬀects at
the contacts, inter-CNT charge screening eﬀects,
doped source-drain extension regions, scattering
(nonideal near-ballistic transport), back-gate (sub-
strate bias) eﬀect and Source/Drain, and Gate re-
sistances and capacitances. The model also in-
cludes a full transcapacitance network for more
accurate transient and dynamic performance sim-
ulations. The parameters of the CNTFET model
and their values, with brief descriptions, are shown
in Table 2.
Table 2 CNTFET Model Parameters.
Parameter Description Value
Lch Physical channel length 32 nm
Lgeﬀ The mean free path in the intrinsic
CNT channel
100 nm
Ldd The length of doped CNT drain-
side extension region
32 nm
Lss The length of doped CNT source-
side extension region
32 nm
Tox The thickness of high-k top gate di-
electric material
4 nm
Kgate The dielectric constant of high-k
top gate dielectric material
16
Eﬁ The Fermi level of the doped S/D
tube
6 eV
Csub The coupling capacitance between
the channel region and the sub-
strate
20 pF/m
The proposed designs are simulated at room
temperature, at 100MHz and 250MHz operational
frequencies and at 0.9V supply voltage, which is
the standard supply voltage for 32 nm CNTFET
technology. Moreover 2fF and 3fF load capacitors
are used at the output nodes of the circuits for the
simulations. The waveform of the sample input
and output signals of the proposed structures are
shown in Fig. 6, which authenticates the correct
operation of the proposed ternary circuits. The
simulation results, including the worst-case delay,
the average power consumption and the average
energy consumption, are listed in Table 3. Accord-
ing to the simulation results the second proposed
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design operates faster that the ﬁrst one due to its
shorter critical path as well as its higher driving ca-
pability. The higher driving capability at the Sum
node of the second proposed design is because of
the shorter path of the output buﬀer from VDD
and GND to the output node. However, it reduces
the impedance of the path from VDD to GND and
consequently increases the static power consump-
tion and as a result the power consumption of the






























Fig. 6 Waveform of the sample input and output ternary
signals.







The First Proposed Ternary Full Adder
Delay (×10−10 sec) 2.838 3.271
Power (×10−6 W) 6.361 6.719
Energy (×10−15 J) 1.806 2.197
The Second Proposed Ternary Full Adder
Delay (×10−10 sec) 2.614 2.781
Power (×10−6 W) 19.71 19.99
Energy (×10−15 J) 5.152 5.559
As the driving capability is a very considerable
parameter, speciﬁcally for the fundamental logic
and arithmetic circuits, the performance of the cir-
cuits are evaluated in the presence of diﬀerent out-
put load capacitors, ranging from 1fF up to 10fF.
The worst-case delay, the average power consump-
tion and the average energy consumption of the
proposed circuits are plotted in Fig. 7, 8 and 9,
respectively. According to the simulation results,
the proposed circuits demonstrate very high driv-
ing capability and their delay and power consump-
tion increase a little by increasing the output load
capacitances.
The first proposed ternary FA



















Fig. 7 Delay of the designs versus load capacitors.
The first proposed ternary FA
























Fig. 8 Power consumption of the designs versus load ca-
pacitors.
The first proposed ternary FA





























Fig. 9 Energy consumption of the designs versus load ca-
pacitors.
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Conclusion
Novel eﬃcient ternary Full Adder cells have
been proposed for nanotechnology based on the
CNTFET devices. The proposed ternary Full
Adders have been designed with a new method
based on multi-Vth nanodevices and have beneﬁted
from the unique properties of CNTFET. The pre-
sented structures have very high driving capabil-
ity and decrease the number of the transistors sig-
niﬁcantly. These new design can be utilized as
the building blocks of more complex and larger
ternary arithmetic circuits. The proposed ternary
Full Adder cells have been simulated using Syn-
opsys HSPICE with 32nm CNTFET technology,
which authenticate their correct operation.
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